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Chapter 1
Introduction
This thesis will detail the design of an analog front end (AFE) section for a radioactive
spectroscopy system that is optimized for high resolution, low power operation. The
AFE has been implemented in a 65 nm, nine metal, one poly CMOS technology as
part of a radiation detection system Application Specific Integrated Circuit (ASIC).
To properly understand the design needs of the AFE, the introduction section will
describe various aspects of radioactive spectroscopy systems and components used in
this particular application. Once the background information has been established, a
description of the AFE design will be detailed at the schematic level and the physical
silicon implementation. Finally, the results of testing the fabricated hardware will be
summarized to demonstrate the successful deployment for the original design goals.

1.1

Overview

The design of an AFE consisting of two specialized charge sensitive amplifiers (CSA)
and the supporting bias circuitry will be presented. The AFE is used to amplify the
output of a scintillation activated photo-multiplier tube (PMT), as part of a radioac-
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tive gamma-ray spectroscopy system. The target application of the spectroscopy system is high resolution, long-term, mobile and remote detection of radioactive sources.
To facilitate this application, the circuits within the AFE are optimized for low noise
and low power operation.
The system is designed with an event-driven methodology to further optimize high
resolution detection while operating with low power consumption. When a detection
event occurs, acquisition circuits sample the magnitude and initiate a reset of the AFE
circuits to quickly return the system to steady state conditions. This allows detection
events to occur in rapid succession and truncates the transient power consumption
that would occur during the detection event decay.

1.2

Radioactive Spectroscopy

The measurement of gamma-ray energy provides a means of identifying isotopes of
radioactive sources. Radioactive gamma-ray spectroscopy identifies the isotopes based
on characteristic energy peaks that are measured by a specialized detection system.
This system utilizes a detector to convert a gamma-ray to an electrical signal that is
then processed to determine the energy level of the incident gamma-ray.
The commonly used scintillation-based detectors utilize a scintillator material that
emits lower energy photons, through fluorescence, when impacted by a high energy
gamma-ray. The lower energy photons are then converted to electrons using a photoelectric detector, which are then amplified by a PMT. The resulting electronic charge
presented at the output of the PMT is proportional to the energy of the incident
gamma-ray. The electronic charge is then amplified and processed using downstream
electronics to generate a histogram of event energies that can be used to identify the
radioactive isotope source. The amplification of the charge pulse is a critical step
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that significantly contributes to the overall performance of the detection system.
Several important applications of gamma-ray spectroscopy present the need for
portability and long-term battery powered operation. Portable detection systems carried by individuals provide radioactivity data for areas that are surveyed or patrolled
[1]. To expand the range of detection, drone mounted radiation detection systems are
used to monitor environments for the presence of radioactive sources [2] [3] [4].
These systems can be used for research purposes such as identifying natural radioactive sources [5] [6], food contamination studies [7], and astrophysics applications [8]. They can also be used as security measures to detect illicit radioactive material passing through ports, monitor large events for potential radioactive threats,
determine compliance of international treaties, and search for signs of clandestine
nuclear weapons development [9] [10] [11].

1.3

Photo Multiplier Tubes and Scintillators

A fundamental component of most scintillation-based gamma-ray spectroscopy systems is the PMT, which uses high voltage potential to amplify electrons via the
process of secondary emission. The incident electrons are emitted from a scintillation
activated photo-electric detector and then amplified through stages of dynodes that
are energized to high inter-dynode potentials. [12].
The scintillator material has properties that cause it to produce photons when
impacted by a gamma-ray. These photons are produced by fluorescence resulting
from pair-production and recombination within the scintillator crystal structure. The
scintillator material is positioned near a photo-electric detector to generate electrons
in reaction to the scintillation photons.
For gamma-ray spectroscopy, inorganic crystal scintillators are typically used due
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to their high atomic number and high density. Pure inorganic crystals do not typically
produce visible light due to the inherent electron energy gap between the valence and
conduction bands. To generate a visible wavelength when electron recombination
occurs, an impurity is added to the crystalline structure. This impurity, known as an
activator, introduces additional energy levels within the crystal that an electron can
occupy. The new energy levels give rise to lower energy electron recombination paths
that are preferred and produce visible light that is compatible with the wavelength
sensitivity of a photo-electric detector [12].
In addition to the immediate florescence of visible light from the scintillator, there
are two photon generation mechanisms that produce undesirable effects. Phosphorescence is the emission of longer non-visible wavelength photons over a longer time
period. Delayed fluorescence is the emission of a photon of the desired wavelength
photon, but it occurs at a much more delayed time from the incident gamma-ray impact when compared to the immediate fluorescence. When selecting good scintillator
materials for fast response, immediate fluorescence should be as large as possible in
ratio to phosphorescence and delayed fluorescence [12].
The optically coupled photo-electric detector is connected to the cathode of the
PMT, which consists of a series of physically separated dynode plates that are energized with high differential voltage. The dynodes are spaced at appropriate intervals
to maximize the secondary emission effect, which acts as the amplification mechanism.
The overall effect of the dynode configuration is that the initial electrons, resulting
from the scintillation photons, will be multiplied at each subsequent energized dynode. The electrons at the output of the PMT are therefore of a larger number in
proportion to the energy of the incident gamma-ray [12].
The properties of different scintillator materials lead to different photon emission
characteristics. These differences ultimately result in different amplitude and timing
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properties of the charge pulse at the output of the PMT. Therefore, the requirements
of the downstream amplifier can vary significantly depending on the scintillator used.
One of the first scintillation materials discovered, NaI(Tl), has maintained prominence and is still widely used despite years of research into alternative materials.
In recent years, several alternatives have been developed that offer better properties, but it is often a trade-off with the degradation of other properties or increased
cost [4]. The AFE discussed in this document is designed to interface with a PMT
photocoupled to either a CsI(Na) or a LaBr3 (Ce) scintillation material.

1.3.1

CsI(Na)

Cesium iodide with a sodium activator, CsI(Na), is an inorganic alkali halide crystal
with an emission spectrum centered around 420 nm, which is similar to the traditionally used NaI(Tl) emission centered around 415 nm [13]. This allows for the
use of readily available photo-electric detectors that have undergone years of improvements to optimize their photo-efficiency. It has a slower primary decay time of
approximately 500 ns compared to approximately 250 ns for NaI(Tl) as well as a long
duration phosphorescence decay [12] [13] [14].
CsI(Na) scintillator crystals have the advantage of being more robust against
damage from mechanical or thermal extremes, making them suitable for mobile applications in a wide range of environments.
CsI(Na) exhibits a large non-proportionality of light response versus energy, which
degrades the intrinsic detection resolution. Observable gamma-ray detection resolutions from 5.5% to 11% have been documented for the Cs-137 energy peak of 662 keV.
The possible causes of the resolution variance are crystal size, activator concentrations, secondary activators, or unintentional dopant contamination [12] [13] [15]. This
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detector resolution range is generally comparable to that of NaI(Tl).

1.3.2

LaBr3 (Ce)

Lanthanum bromide with a cerium activator, LaBr3 (Ce), is a lanthanum halide crystal that offers better resolution and faster detection characteristics compared to other
common scintillator materials. Since its discovery in 2001, LaBr3 (Ce) has become a
common choice for gamma-ray spectroscopy due to these superior properties. Spectroscopy resolutions between 2.6% and 4% have been observed with the Cs-137 energy
peak of 662 keV [16] [17] [18] [19], which is approximately twice as good compared to
common NaI(Tl) and CsI(Na) resolutions around 7%.
The primary decay time for LaBr3 (Ce) has been observed between 16ns and 30ns
[16], allowing for high count rates without significant pulse pileup. The light emission
of LaBr3 (Ce) typically has a peak around 380 nm [12]. This differs slightly from that
of NaI(Tl), but it is still within range of common photo-electric detectors.
LaBr3 (Ce) exhibits intrinsic activity at several energy levels due to the decay of
138La and 227Ac [12]. The resulting intrinsic spectra can be an issue, especially in low
count applications. When this a concern, calibration can be performed to effectively
remove the intrinsic spectra from the extrinsic spectra. The predominant intrinsic
peak at 1436 keV can potentially be used as a reference to calibrate for energy [12].
LaBr3 (Ce) is a strong crystal that can be used in a variety of environments.
Manufacturing improvements in recent years have refined the intrinsic activity and
increased the size of available crystals.
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1.3.3

PMT Gain

The amount of signal charge, q, at the output of the PMT can be characterized using
the following equation:
q = gN hαµe

(1.1)

Where g is the incident gamma-ray energy, N is the luminosity of the scintillator, h
is the quantum efficiency of the scintillator, α is the optical collection efficiency, µ is
the PMT gain, and e is the elementary charge.
The PMT gain is defined as the ratio of the number of electrons at the output of the
PMT versus the number of electrons generated at the photocathode. It is determined
by the composition of the dynodes, arrangement of the dynode structures, and the
inter-dynode voltage potentials. A relationship between inter-dynode voltages and
the total PMT gain is generally provided by the PMT manufacturer.

1.3.4

Expected Pulse Modeling

A PMT gain of 250 is used when determining the characteristics of the pulse model.
This relatively low PMT gain was specified as a requirement of the overall spectroscopy system. A gain of 250 can be achieved with less power consumption in the
PMT energization circuits, which is in line with the overall system requirement of
low power operation. At this gain level, the charge pulse is somewhat weak, which
intensifies the requirements of the amplification circuit to maintain a high signal to
noise ratio (SNR).
The characteristics of scintillation pulses have been documented for a multitude
of materials, including the scintillators used for this spectroscopy system [16] [14]. To
enable simulation, these characteristics are synthesized for the CsI(Na) and LaBr3 (Ce)
scintillator activated PMTs. The pulse generally consists of a fast rise time followed
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by a slower decay time, which is modeled as the sum of opposing exponential functions
occurring at appropriate times.
Leveraging work previously performed within the research group, the pulses for
CsI(Na) and LaBr3 (Ce) were synthesized in a format that can be used within the
simulation software. The detector signal charge parameters determined through that
work are shown in Table 1.1. These parameters, as defined in Equation 1.1, were
used to determine the expected output charge for both scintillators, which was used
the generate pulses for the entire range of gamma-ray energies up to 3 MeV, with
the specified PMT gain of 250. The output charge is slightly higher for LaBr3 (Ce)
because it has a higher luminosity.
Table 1.1: Parameters for Detector Signal Charge Output
Parameter

Description

g
Gamma ray energy
N
Luminosity
h
Collection efficiency
α Photocathode quantum efficiency
µ
PMT gain
e
Elementary charge
q
Output charge

1.3.5

Units

CsI(Na)

LaBr3 (Ce)

eV
photons/eV

0-3 MeV
0.045
0.9
0.3
250
1.6 × 10−19
0-1.5 pC

0-3 MeV
0.073
0.9
0.3
250
1.6 × 10−19
0-2.4 pC

e− /photon
Coulombs/e−
Coulombs

Intrinsic Resolution Limit

Observed spectroscopy resolutions are the result of energy broadening effects of the
components in the detection chain. Statistical charge carrier variation, electronic
circuit noise, detector variations, non-proportionality of energy to light conversion,
and photo-multiplier tube gain variations all affect the observed resolution.
• Statistical variation in the number of charge carriers is an inherent source of
broadening that results in an inescapable Gaussian distribution of energies,
where a higher number of charge carriers results in a better resolution.
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• Electronic noise introduced by the high voltage generation and signal amplification circuits can have a significant effect on resolution by superimposing
fluctuations in pulse amplitude.
• Unintended impurities, inconsistent surface finish, and crystal dimensions lead
to variations of detector properties. This results in variation of energy to light
conversion beyond the predicted statistical distribution.
• The light output of scintillators is non-proportional to the energy of the absorbed gamma-ray due to variations in electron excitation energy, mostly caused
by Compton scattering and Auger electron generation.
• PMT gain variations can arise from inter-dynode space-charge effects and high
voltage fluctuations caused by power supply non-idealities.
All of these factors, except electronic noise, contribute to the intrinsic resolution of
a scintillator-activated PMT detector. Therefore to maintain the intrinsic resolution
of the detector, the electronic noise shall be kept to a minimum. This is the primary
motivation for the design goal of low noise operation for the AFE presented in this
paper.

1.3.6

Noise Contribution Modeling

The acceptable electronic noise is determined by establishing a percentage of the
intrinsic resolution that will make the noise contribution negligible. For CsI(Na), a
typical resolution of 7.2% FWHM at 662 keV with an amplifier output swing of 2V
corresponding to 3 MeV is used for the calculation. The resolution of 7.2% FWHM
equates to 47.66 keV, which equates to 13.5 mV of amplifier output. For CsI(Na), a
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limit of 1% degradation of resolution due to electronic noise at the amplifier output
is used to determine an electronic noise specification.
Being uncorrelated noise, the output signal is calculated using sum of squares
of the intrinsic resolution and the electronic noise. The result of the calculation
gives a maximum electronic noise of 1.914 mVrms for a CsI(Na) detector to achieve a
resolution of 7.272% when accounting for the electronic noise.
For LaBr3 (Ce), a typical resolution of 2.9% is used with a noise contribution limit
of 5% degradation of resolution. The faster pulse characteristics result in the need
for a higher noise limit due to dynamic device characteristics. The higher noise limit
is more acceptable for LaBr3 (Ce) because it has a superior intrinsic resolution. Even
with the higher electronic noise limit, the detection resolution will still be far better
than other common scintillator detectors. Using the same calculation methodology,
the maximum electronic noise limit is 3.95 mVrms for a LaBr3 (Ce) detector to achieve
a final resolution of 3.045%.

1.4

Pulse Pileup

In high count applications, pulse pileup is a significant cause of detection resolution
degradation. This effect is especially prevalent when using scintillators with slower
pulse characteristics. When a second pulse occurs prior to the full decay of the original
pulse, the amplitudes will be additive and give an erroneously high pulse amplitude.
Figure 1.1 shows the pulse pileup effect, where two input charge pulses of equal
magnitude occur in quick succession. The integrated output voltage pulse from the
first pulse is not fully decayed prior to the second input pulse occurring. This leads
to the integrated output voltage pulse from the second pulse adding to the remaining
amplitude of the first pulse. This results in an output pulse amplitude higher than
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expected for the input charge.
Pulse pileup occurs even with low count rates and fast scintillators due the random
timing of incoming events. Although it is always present, the effect is often negligible
in low count applications, especially when using a fast scintillator.
To mitigate the effects of pulse pileup, event driven methodology can be used to
sample the amplitude and then quickly discharge the integrated output voltage prior
to a subsequent input pulse arriving. This method is shown in Figure 1.2, where a
signal triggers the discharge of the output voltage pulse to zero prior to the subsequent
input pulse. With the same input pulse timing and magnitude as the prior example,
the discharge results in both of the integrated output voltage pulse amplitudes being
equal and valid.

1.5

Charge Sensitive Amplifiers

The amplification of the PMT output charge often consists of integrating the charge to
produce a voltage pulse that can be readily processed by an analog to digital converter
(ADC). The conversion from charge to voltage is typically obtained by forcing the
charge through a capacitor to generate a voltage proportional to the integral of the
charge pulse.
The charge sensitive amplifier topology is useful for the event-driven methodology
because the output voltage pulse can be zeroed by applying a short circuit across
the capacitor. When a gamma-ray event occurs and the output pulse amplitude
is sampled, the capacitor can be discharged in this fashion to quickly return the
amplifier to steady state for a subsequent event. This facilitates low power operation
by reducing the time in which the amplifier is conducting the pulse current. This also
aids in eliminating the effects of pulse pileup as previously described.
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Figure 1.1: CSA Input Current Pulse Vs. CSA Output Voltage Pulse, CsI-137 Pulse
Pileup
Operational amplifier based integration circuits are often used for this purpose,
but the power requirements can become an issue in battery powered applications.
Additionally, the accumulation of noise originating from the operational amplifier
circuit devices can become a significant issue when a high resolution is desired, especially with the low signal strength in a low PMT gain application. To minimize these
effects, an alternative circuit topology can be used.
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Pileup Mitigation

1.5.1

Folded Cascode Topology

To limit the number of noise sources, the folded cascode topology shown in Figure 1.3,
which only needs five MOSFETs to perform the charge integration, can be used. It
also shares a bias between the input and output branches, which reduces steady state
power consumption.
A feedback capacitor, Cf b integrates the input PMT charge pulse to an output
voltage pulse. A parallel feedback resistance formed from a weakly biased transistor,
M4 , determines the decay time of the voltage pulse and sets a high-pass corner fre-
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Figure 1.3: Folded Cascode Charge Sensitive Amplifier Schematic
quency. The feedback resistance also forces the DC level of the input and output to
be equal when the resistance is set appropriately, which maintains the DC bias conditions of the CSA. An added benefit of this topology is that the corner frequency can
be adjusted, via the feedback resistance, to limit 1/f noise, which is only significant
at low frequencies.
To maintain the proper MOSFET operating region and prevent slewing, the output branch bias current must be at least as large as the expected peak pulse current.
For applications where the detection pulse has a small peak current, the MOSFETs
can be operated in the sub-threshold operating region, which minimizes steady state
bias power. In this operating region, the MOSFETs still act as an amplifier, but with
an exponential relationship between Vgs and Id . The exponential relationship is not
an issue for the charge sensitive amplifier because the output voltage pulse is derived
from the charge through the feedback capacitor, V =

Q
.
C

Transistors M1 and M2 set the bias for the input and output branches of the folded
cascode topology. The gate voltage for M2 , VBN , controls the total bias current for
both the input and output branches. The gate voltage for M1 , VBP , controls the
bias current for just the output branch through M3 . The input branch bias current
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through M5 is the difference between the total bias current and the output branch
bias current. The gate voltage for M4 , Vf b , adjusts the feedback resistance to change
the output pulse decay time and the high-pass corner frequency. Additionally, the
supply voltage, Vref , can be adjusted to fine tune the DC conditions of the circuit.

1.6

Optimization for Low Noise and Low Power

To achieve spectroscopy resolution near the intrinsic levels of the PMT, the electronic
noise must be kept below the limits previously defined. This is done by understanding
the sources of noise and making adjustments to circuit devices and verifying the
corresponding effects through simulation.
The noise model of MOSFET transistors consists of two dominant components.
The flicker noise, often referred to as 1/f noise due to its inverse proportionality to
frequency, results from charge carriers being momentarily trapped in the conduction
channel and then released at random time intervals. This noise current can be referred
to the gate and represented as an input noise voltage source with, V 2 =

K
.
W LCox f

Here

K is a manufacturing process dependent constant, W is the transistor channel width,
L is the transistor channel length, Cox is the gate capacitance per unit area, and f is
frequency.
The other dominant noise component arises from the thermal noise that is inherent to all resistive devices. This can also be modeled as an input noise voltage as
V2 =

4kT γ
,
gm

where T is temperature, k is Boltzmann’s constant, and γ is the noise

factor that is dependent on device characteristics and manufacturing processes. The
q
equation for transconductance, gm = 2µCox W
I , shows that thermal noise is inL D
versely proportional to the square-root of drain current, ID , with µ being charge
carrier mobility.
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The power consumption can be minimized by setting a bias current that is minimally larger than the maximum expected peak signal current. This guarantees that
the MOSFETs are kept in the proper operating region during transient pulse integration, without unnecessarily wasting power. In some cases, the bias current must
be increased above this limit to reduce thermal noise contribution.

1.7

Process, Voltage, and Temperature Variations

Silicon integrated circuit manufacturing leads to variation in device parameters depending on factors including silicon and dopant impurities, environmental conditions
during manufacturing, and inherent statistical variation. These variations ultimately
lead to threshold voltage, capacitance, and resistance differences across the area of
a single silicon die and from one die to the next. Beyond the variation caused by
manufacturing, the supply voltage affects the operating characteristics of the devices.
Additionally, the temperature at which the devices are operated also leads to variation
in device parameters.
To verify proper operation for all variations, simulations are performed using process, voltage, and temperature (PVT) corners that account for the differences in
device parameters. The typical conditions are often supplemented with fast-fast,
fast-slow, slow-slow, and slow-fast PVT corners. Where the first term pertains to ntype devices and the second term pertains to p-type devices. When simulated using
these corners the devices are operated at the potential extremes of operation.
Monte Carlo simulation can also be performed, which applies numerous random
combinations of the process, voltage, and temperature conditions to the devices to
determine statistical circuit operation accounting for a wide range of possible variations.
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Chapter 2
Chip Architecture
The analog front end, which is the focus of this paper, exists within a system ASIC
that also contains a microcontroller (MCU) and analog to digital conversion (ADC)
circuits. The ADC samples the integrated pulse amplitude and digitizes the value
for processing by the MCU. The MCU processes the sample data and generates a
histogram of amplitudes that is used to identify the radioactive isotope source. In
addition, the MCU is used to program the AFE adjustable bias circuits, as well as
to control multiplexing of AFE functionality. A diagram of the chip architecture is
shown in Figure 2.1.
To interface the CSA to external devices a single CSA input pin, an unbuffered
output pin, and a buffered output pin are implemented. These package pins are
multiplexed to the corresponding CSA depending on the scintilator mode selection.
The CSA input pin provides the connection to the PMT output. The energization
of a PMT often has the photocathode at the lowest potential and the highest potential
at the last dynode where the signal charge is extracted. This high potential of several
hundred volts is not compatible with the CMOS amplifier circuit, so a capacitor that
is installed on the printed circuit board is used to AC couple the signal prior to the
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Figure 2.1: Chip Architecture Diagram
input pin.
The parasitic characteristics of the output pin degrades the response of the CSA.
To prevent this degradation when using the on-chip ADC, the unbuffered output
pin can be disconnected from the CSA output using a transmission gate circuit.
The unbuffered output pin is intended for a rough look at the CSA output to aid in
troubleshooting. To provide a better look at the CSA output, on-chip buffer amplifiers
can be enabled that are optimized to maintain the pulse characteristics at the buffered
output pin.
The digitization of a pulse height is accomplished using a sample and hold circuit
implemented within the ADC block. The peak of the pulse is sampled based on the
timing characteristics determined by the scintillator type. A state machine controls
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the timing and acquisition of the pulse height. Each pulse height sample is processed
by the MCU to produce a histogram of energy levels to allow identification of isotopes.
The MCU and ADC circuits are on-chip, but not within the scope of this thesis. The circuits within the MCU and ADC were designed by other members of the
research group and provided as components to be integrated with the AFE to complete the overall chip architecture. Being part of the spectroscopy system, they will
be referred to in general terms, but with few details on topology or operation. The
designs covered in this paper are exclusive to circuits of the AFE.

2.1

Analog Front End Architecture

The analog front end consists of all the necessary circuits to amplify the output of
a PMT interfaced to either a CsI(Na) or a LaBr3 (Ce) scintillator. This includes two
charge sensitive amplifiers, a bandgap reference, adjustable biases, and multiplexing
circuitry. The bias generation is adjustable to allow optimal performance across all
PVT variations.
A generalized diagram of the AFE architecture is shown in Figure 2.2. Separate
charge sensitive amplifiers that are optimized for each of the scintilator types are
multiplexed to a single input and a single output, controlled by a CSASel signal.
The CSASel signal is also used to enable the selected CSA while disabling the other
CSA to eliminate its bias power consumption when not being used.
When the CsI(Na) CSA is selected, the AFE is operating in the slow mode, which
corresponds to the slow pulse characteristics of the CsI(Na) scintilator. Alternatively,
when the LaBr3 (Ce) CSA is selected, the AFE is operating in the fast mode due to
the faster pulse characteristics of the LaBr3 (Ce) scintilator.
The amplifier bias voltages are generated from a bandgap reference that has a low
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Figure 2.2: Analog Front Architecture Diagram
temperature dependence to ensure consistent operation in different environments. To
account for manufacturing process and temperature variations, the bias voltages are
adjustable via binary weighted selectable current mirrors, controlled by BiasSel, that
resolve to a voltage through a triode connected MOSFET. In addition to multiplexing
the input and output of the CSAs the CSASel signal is used to alternately select
triode connected MOSFETs that are sized to produce the necessary voltage ranges
for the different CSA modes.
The selection of the CSA and corresponding circuits, as well as the values of
the adjustable bias voltages are controlled by the on-chip MCU, via programmable
register values. A connection is made between the MCU and the AFE corresponding
to each register bit.
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Chapter 3
Analog Front End Design
As previously mentioned, the AFE contains all of the circuits needed to amplify
the charge pulse that is output from a PMT. To accommodate different scintillator
types, the circuitry can be configured into either slow or fast modes. Where slow and
fast refers to the timing characteristics of the charge pulse resulting from a particular
scintillator material. The slow mode is intended to be used with a CsI(Na) scintillator
and the fast mode is intended to be used with a LaBr3 (Ce) scintillator. To facilitate
this specialization, separate CSAs are designed that have been optimized for low
noise and low power amplification up to the maximum corresponding PMT charge
pulse. The design is implemented in a 65 nm technology, with simulation and device
characteristics derived from manufacturer data.
The CSAs are designed for a gamma-ray energy range up to 3 MeV to allow
detection of common radioactive isotopes. The 65 nm technology that is used operates
with an analog supply voltage of 2.5 V. With this supply voltage level, the amplitude
of the CSA output signal is designed for a maximum swing of 2 V for a 3 MeV gammaray energy. This amplitude is near the maximum for the folded cascode topology to
ensure VDS is large enough for transistors M1 and M2 to remain in the active region.
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3.1

CsI(Na) Charge Sensitive Amplifier

A folded cascode amplifier optimized for the slow operating mode, corresponding
to the CsI(Na) scintillator, is designed for minimal noise injection while operating
with bias currents around the maximum expected peak signal current of 1.12 µA.
The folded cascode topology is used for the low noise and low power characteristics
previously mentioned.
With this low bias current requirement, the amplifier transistors are operated in
the sub-threshold operating region. This is generally not optimal for an amplifier
circuit, but it works well for the folded cascode topology operating as an integrator. The output voltage pulse is dependent on the relationship between charge, Q,
capacitance, C, and voltage, V. Providing that the amplifier transistors can conduct
the signal current without slewing, the output voltage will be V =

Q
.
C

The value

of capacitance must be large enough to accommodate the maximum expected PMT
charge output. For CsI(Na), a capacitance of 750 fF is needed to establish 2 V with
the maximum output charge of 1.5 pC.
Initial transistor parameters were determined using rough estimates based on traditional calculations. Due to the nature of the 65 nm technology, exact parameters
for characteristics, such as transconductance, cannot be easily obtained. As a result,
simulation is heavily relied upon to determine ideal device dimensions. The final
device parameters for the CsI(Na) CSA are shown in Figure 3.1.

3.1.1

Power Optimization

Power optimization is achieved by minimizing the bias current of the amplifier. The
theoretical lower limit for the bias current is equal to the maximum peak signal
current, 1.12 µA at 3 MeV, plus a minimal margin to maintain proper operating
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Figure 3.1: CsI(Na) Folded Cascode Charge Sensitive Amplifier Schematic
region of amplifier transistors when an input event occurs.
It was found that the bias current could be set lower than this limit with some
slewing occurring for the largest energy events. The minor slewing is acceptable for
the slow CsI(Na) pulse characteristics without significant degradation of detection
resolution. This allows the bias current to be set to 823.7 nA to optimize power
consumption below the theoretical limit.

3.1.2

Noise Optimization

At the small bias current used for the CsI(Na) CSA, thermal noise can present a
significant issue. To mitigate the effect, devices are designed with large

W
L

ratios to

increase transconductance, and therefore decrease thermal noise. This is especially
true for devices for which the noise experiences amplification along the signal path to
the CSA output.
After designing to reduce thermal noise, the

1
f

noise becomes dominant with typ-

ically sized transistors, where the noise is inversely proportional to the channel area,
W L. This relationship is leveraged to reduce
area, while maintaining an equivalent

W
L

1
f

noise, by increasing the transistor

ratio. Furthermore, the bandwidth of the
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filter established by M4 and Cf b can be tuned to have a cutoff that reduces the effects
of low frequency

1
f

noise.

Several iterations are simulated with adjustments made to improve noise characteristics after each iteration. Utilizing the conceptual techniques for reducing thermal
and

1
f

3.1.3

noise, overall noise below the specified parameter of 1.914 mVrms is achieved.

Simulation

To ensure proper operation of the CSA, simulation is performed for the range of
expected inputs and possible PVT variations. An input pulse is generated based
on the CsI(Na) scintillator and PMT gain corresponding to energy levels of isotope
gamma-rays up to 3 MeV.
A sweep of energies is performed for each PVT corner to verify operation within
the noise and power specifications. Figure 3.2 shows simulation plots of the CsI(Na)
CSA output for the typical PVT conditions using a step size of 300 keV. From the
plots it can be seen that the output amplitude voltage swing is 0 to 2 V with a largely
linear response corresponding to the 3 MeV energy range.
Power consumption is verified through simulation by probing the bias current
through the common bias branch of the CSA. The power is found using P = IV with
V = 2.5 V to represent the analog supply voltage level. Noise is simulated over a
frequency range of 1 mHz to 100 MHz at the output of the CSA to determine the
total integrated noise.
The results of the power and noise simulation are shown in Table 3.1. It can be
seen that the CSA noise falls below the specified limit of 1.914 mVrms and power
consumption is low.

25

2.5
300 keV
600 keV
900 keV
1200 keV
1500 keV
1800 keV
2100 keV
2400 keV
2700 keV
3000 keV

Voltage [V]

2

1.5

1

0.5

0

0

2

4
Time [s]

6
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Table 3.1: CsI(Na) CSA Simulation Results
Output Voltage Swing 2.0 V
Maximum Input Gamma-Ray Energy 3 MeV
Power Consumption 2.06 µW
Maximum Integrated Noise 443.8 µVrms

8
−3

·10
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3.2

LaBr3(Ce) Charge Sensitive Amplifier

The LaBr3 (Ce) amplifier also uses the folded cascode topology for the same benefits
previously discussed. The expected peak current is significantly higher, 132 µA,
compared to CsI(Na), so a slightly different design methodology is used to achieve
low power and low noise operation.
As with the CsI(Na) design, simulation and iteration are extensively used to fine
tune initial estimates for device parameters. To generate 2 V with the maximum
output charge of 2.4 pC for LaBr3 (Ce), a feedback capacitance of 1.2 pF is needed.
The final device parameters for the LaBr3 (Ce) CSA are shown in Figure 3.3.
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Figure 3.3: LaBr3 (Ce) Folded Cascode Charge Sensitive Amplifier Schematic

3.2.1

Power Optimization

Using the theoretical limit of peak pulse current, 132 µA, the amplifier is optimized
for minimal power consumption. Due to the fast pulse characteristics for LaBr3 (Ce),
slewing is not tolerated without significant degradation of signal quality. This leads
to the need for a bias current in excess of 132 µA to ensure proper operating region
of devices during the fast pulse event.
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3.2.2

Noise Optimization

Operating within this higher current regime, thermal noise is less dominant, but high
transconductance is still needed to ensure sufficient current can be supplied for the
fast integration of the charge pulse. For that reason, the
are intially large and

1
f

W
L

ratios of the transistors

noise is dominant.

Simulation was used to determine the primary sources of
of those devices was increased while maintaining an equivalent
was performed until

1
f

1
f

noise, then the area

W
L

ratio. This process

noise was no longer dominant. At this point, thermal noise

was further reduced by increasing the bias current until the noise specification was
met with a final bias current of 171.7 µA.

3.2.3

Simulation

The LaBr3 (Ce) CSA is simulated to verify operation for the expected input pulse
characteristics based on the specified gamma-ray energy range and PMT gain, while
accounting for possible PVT variations. Figure 3.4 shows the simulated output pulses
for the LaBr3 (Ce) CSA over the entire energy range, incremented by 300 keV. This
confirms the 0 V to 2 V output amplitude swing with a largely linear response for
the expected event energies.
The power consumption and noise were determined through simulation, with the
power calculated using the total bias current and supply voltage. Noise simulation
found the total integrated noise of the LaBr3 (Ce) CSA over the 1 mHz to 100 MHz
frequency range. The results of the simulation are shown in Table 3.2.
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Table 3.2: LaBr3 (Ce) CSA Simulation Results
Output Voltage Swing
Maximum Input Gamma-Ray Energy
Power Consumption
Maximum Integrated Noise

2.0 V
3 MeV
429 µW
581 µVrms

2.5
·10−2
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3.3

Adjustable Feedback Capacitor

To allow adjustment of the magnitude of the CSA output voltage, the feedback capacitor is made to be adjustable. This provides a mechanism to provide a 2 V output
swing corresponding to the expected PMT charge pulse for a particular scintillator.
In accordance with V =

Q
,
C

a smaller capacitance gives a larger output voltage.

To accommodate the expected input charges from the two PMTs, the capacitor is made programmable via the MCU by using transmission gates to connect or
disconnect eight binary weighted parallel capacitors to obtain the desired feedback
capacitance. The smallest selectable capacitor is 12.5 fF and the largest is 1.6 pF.
This gives an adjustment range of 0 to 3.1875 pF, which accommodates input charge
events up to 6.375 pC.

3.4

Reset Function

A CSA reset circuit is implemented to discharge the feedback capacitor after a pulse
amplitude is sampled. This allows the amplifier to more quickly return to steady state
and mitigate the effects of pulse pileup. The discharge is accomplished by connecting
a transmission gate across the feedback capacitor and enabling it with a logic signal
generated from the ADC state machine after a sample is taken. The duration of the
reset pulse, determined by settings within the ADC state machine, is sufficient to
fully discharge the feedback capacitor.

3.5

Operational Amplifiers

Within the AFE, operational amplifiers are used as buffers for the CSA outputs, an
error amplifier for the bandgap reference, and to buffer the Vref supply. The outputs of
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the CSAs have selectable buffers for driving a package pin, which introduces parasitic
components, for development and troubleshooting purposes. The bandgap reference
topology utilizes an error amplifier, which is implemented as an operational amplifier.
The adjustable reference voltage, Vref , that is used as the supply for the input branch
of the CSA is buffered so that it can supply the needed bias current.
A basic two stage (BTS) operational amplifier is used in all instances except for
the output buffer for the LaBr3 (Ce) CSA. The higher peak current and faster pulse
characteristics rendered the BTS operational amplifier ineffective and gave rise to
the need for a different topology. For the LaBr3 (Ce) output buffer, a current mirror
operational amplifier topology is employed.

3.5.1

Basic Two Stage Operational Amplifier

The BTS operational amplifier consists of a p-type differential input stage with ntype active load that resolves to a single-ended output. That output feeds a common
source output amplifier stage that has a Miller capacitance from the drain to the
gate for improved stability. The bias for both stages is generated using a supply
independent bias circuit that generates the gate voltage to drive appropriately sized
mirror transistors that establish optimal currents and DC voltage levels.

3.5.2

Current Mirror Operational Amplifier

The current mirror operational amplifier consists of a n-type differential input stage
that feeds the initial branches of a p-type differential current mirror. The output stage
is derived as the secondary branches of the p-type differential current mirror with a
n-type active load that resolves to a single ended output. The p-type differential
current mirror has a ratio of 1:K, where the K ratio is the source of the gain.
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3.6

Bias Generation

For the highly optimized nature of the CSA bias conditions, adjustability of bias
generating circuits is needed to ensure proper operation across all potential PVT
variations.
The bias voltages are programmable via adjustable current mirrors that are ultimately referenced to a bandgap voltage reference. Additionally, the bias circuitry
has selectable optimization for each operating mode. These optimizations consist
of selectable triode connected MOSFETs that act as resistive elements for voltage
generation at various points in the bias generation circuitry.

3.6.1

Bandgap Voltage Reference

A bandgap voltage reference was designed based on a low voltage bandgap topology
[20], to allow adjustment of the reference voltage. The bandgap reference leverages
the relationships between p-n junction current and temperature to achieve consistent
voltage across a wide range of operating temperatures. A diagram of the bandgap
topology is shown in Figure 3.5.
VDD

M1

M2

M3
VBG

Q11
−

+

R4

R1
R2
Q1−9

R3

R5

Q10

Figure 3.5: Bandgap Reference Diagram
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The low temperature dependence of the bandgap is achieved by cancelling the
negative temperature coefficient of p-n junction current with the positive temperature
coefficient created from the difference between p-n junctions with different current
densities.
The difference in current density is achieved by enforcing equal current through
two paths. One path includes a single diode connected pnp transistor, Q10 . The
second path includes multiple diode connected pnp transistors, Q1−9 , in parallel,
which results in a lower current density for the p-n junctions in that path. Therefore,
the lower current density path has a smaller negative temperature coefficient when
compared to the path with a single pnp transistor. The difference, being a positive
temperature coefficient, is generated by a BTS operational amplifier that samples the
two currents as voltages and generates the difference. That difference is summed with
the negative temperature coefficient current to establish the gate voltage of a current
mirror, which results in a near zero temperature coefficient current at the output
mirror branch.
The output mirror current is passed through a resistance to generate the reference
voltage with a very small temperature coefficient. A fixed resistance is accompanied
by a digitally adjustable resistance, programmed via the on-chip MCU, to allow fine
tuning of the bandgap reference voltage, VBG .
3.6.1.1

Simulation

The bandgap reference is simulated across a temperature range to determine the
variance of the reference voltage. The plot in Figure 3.6 shows that the voltage varies
by less than 5.5 mV over the range of -25 °C to 115 °C, indicating robust operation
with a small temperature dependence.

33
1.209

Voltage [V]

1.207

1.205

1.203
−25

0

25

50
Temperature [C]

75

100

Figure 3.6: Bandgap Reference Voltage Vs. Temperature Simulation, -25 °C to 115 °C
Sweep

3.6.2

Adjustable Bias Generation

The bias voltages for the CSA are adjustable to ensure the proper bias currents are
established to accommodate low power and low noise operation while accounting for
PVT variations.
To make the biases adjustable, nine current mirrors are used to generate branch
currents of binary weighted magnitudes with each subsequent branch current twice
as large as the previous branch. The current branches are combined at a single node
to generate the total current for a particular bias. Each branch is selectable using a
series transistor that either connects or disconnects the branch from the total current.
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This allows a total current that can be in the range from zero up to two times the
largest current branch minus the smallest current branch, with a resolution of the
smallest current branch.
This configuration is useful because it can easily be adjusted according to a ninebit binary number generated from a digital circuit. This topology is implemented as
a n-type and a p-type configuration to generate a bias voltage near VSS or VDD to be
used to bias either n-type or p-type transistors, respectively.

3.6.2.1

Current Mirror Gate Voltage Generation

To generate the voltage used for the gates of the adjustable current mirror branches,
a constant current source is created with the bandgap voltage as the reference, as
shown in Figure 3.7.
To generate the constant current source, the BTS operational amplifier is used
to regulate a n-type transistor with a series current sense resistor as the feedback.
The voltage across the sense resistor is fed back to the negative input of the opamp
with the bandgap voltage connected to the positive input. A p-type transistor in the
constant current branch is triode connected to generate the mirror gate voltage. This
configuration establishes a mirror gate voltage that has low temperature dependence
to ensure consistent bias voltage generation while operating in diverse environments.

3.6.2.2

Adjustable Current Mirror for N-type Bias Generation

Figure 3.8 shows the binary weighted current mirrors for the n-type adjustable mirror.
This version is designed to be connected to n-type triode connected transistors to
generate a bias for n-type devices. The

W
L

ratios of the p-type mirror transistors are

adjusted slightly using simulation to make the branch currents very near the expected
binary weighted magnitude for each branch.
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Figure 3.7: Mirror Gate Voltage Generation Diagram
The Iset<0:8> connections are controlled by the on-chip MCU using a digital
binary code that is proportional to the total current. VBias is generated from the
current mirror gate voltage circuit previously described. The BiasHi connection,
being the sum of the enabled current branches, is fed into a series n-type triode
connected transistor to generate the adjustable bias voltage.
VDD
VBias

ISet ⟨0⟩

VDD
0

M0 ( 2 LW )

M9

ISet ⟨8⟩

8

M8 ( 2 LW )

M17

BiasHi

Figure 3.8: Adjustable Mirror for N-Type Bias Diagram

3.6.2.3

Adjustable Current Mirror for P-type Bias Generation

Figure 3.9 shows the binary weighted current mirrors for the p-type adjustable mirror.
This topology functions similarly to the n-type, but uses n-type transistors for the
mirrors, so it can be connected to p-type triode connected transistors. This is done
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to allow bias voltages near VDD for p-type CSA devices. The VBias connection is
inverted using a triode connected transistor to generate a mirror gate voltage that
is appropriate for the n-type current mirror branches. The BiasLo connection is fed
into a series p-type triode connected transistor to generate an adjustable bias voltage
in the same fashion as the n-type topology.
BiasLo

VDD
VBias

0

M0 ( 2 LW )

M18

M19

ISet ⟨0⟩

M9

ISet ⟨8⟩

8

M8 ( 2 LW )

M17

Figure 3.9: Adjustable Mirror for P-Type Bias Diagram

3.6.2.4

Adjustable Bias Voltage Generation

As mentioned, the sum of the current branches is fed into a triode connected transistor
to generate a bias voltage. To accommodate multiple CSAs with a single set of
adjustable mirrors, multiple triode connected transistors are implemented for each
bias with series transistors to enable or disable the corresponding triode connected
transistor, as shown in Figure 3.10a and Figure 3.10b. The CSASel signal is used
to select between slow and fast operating modes. For bias voltages that experience
transient current loads, capacitors are added in parallel with the triode connected
transistors to provide steady current in those cases.
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3.7

Complete AFE Integration

The inclusion of bias circuitry adds a significant number of devices, which results in
additional noise sources. Care is taken to reduce the noise contribution of the bias
circuit devices, but ultimately they do increase the circuit noise when the complete
AFE design is integrated.
The bias circuits also increase the power consumption of the AFE due to DC bias
conditions of the additional circuits. Table 3.3 shows the final simulated parameters
of operation for the complete AFE in both slow and fast operating modes. Accounting for the additional noise and power, the AFE still falls within the defined noise
specification while operating with low power consumption.
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Table 3.3: Complete AFE Simulation Results
Output Voltage Swing
Maximum Input Gamma-Ray Energy
Feedback Capacitor Range
Slow Mode Power Consumption
Slow Mode Maximum Integrated Noise
Fast Mode Power Consumption
Fast Mode Maximum Integrated Noise

2.0 V
3 MeV
0 to 3.1875 pF
1.36 mW
1.5 mVrms
1.7 mW
3.65 mVrms
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Chapter 4
Physical Implementation
To maintain the simulated performance, care is taken when implementing the physical
layout of the integrated circuits. Transistor and resistor matching is done for sensitive
differential analog circuits to minimize mismatch caused by PVT variations that lead
to imbalance of operation. The matching is accomplished using common-centroid
layout techniques, where fingers of the devices are inter-digitated with symmetry
along one axis.
Considerations are made regarding lower level metals and their interaction with
analog circuits to prevent unwanted signal coupling to transistor channels. The use of
metal-insulator-metal, MiM, capacitors reduces overall circuit area. Dummy devices
are used around the perimeter of analog devices to reduce the effects of over-etching
and other process variations near the edge of devices. Guard rings, connecting the
substrate to a corresponding potential, are implemented in all of the circuits to shield
individual devices and circuit sections from adjacent substrate signals and noise.
Simulation is performed on the completed layouts to verify that performance is not
degraded from the schematic simulation results.
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4.1

CsI(Na) CSA Layout

The layout for the CsI(Na) CSA is shown in Figure 4.1. Because the circuit consists of
only five transistors with no differential paths, matching techniques were not applied.
Care was taken to make the layout compact to ensure devices operate in similar PVT
conditions. Dummy devices were added around the perimeter of each transistor to
ensure expected device characteristics. Redundant connections were implemented and
transistors were arranged so that signal paths are short to reduce parasitic resistance
and minimize unwanted signal coupling. The reset transmission gate along with
inverters for the reset control signal are also included within the boundaries of the
CSA circuit.

4.2

LaBr3(Ce) CSA Layout

The layout for the LaBr3 (Ce) CSA is shown in Figure 4.2. Being of the same topology as the CsI(Na) CSA, the same layout techniques and considerations were implemented. Compact layout, dummy devices, redundant connections, and thoughtful
device arrangement were all used for the same reasons as justified for the CsI(Na)
CSA.

4.3

Basic Two Stage Operational Amplifier
Layout

The layout for the BTS operational amplifier is shown in Figure 4.3. The differential
input stage consists of matched p-type input transistors with matched n-type active
load transistors, which are laid out in a common-centroid manner to ensure close
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Figure 4.1: CsI(Na) CSA Layout (127µm x 206µm)
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Figure 4.2: LaBr3 (Ce) CSA Layout (44µm x 109µm)
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matching of the differential current paths.
The compensation Miller capacitor is implemented as a MiM capacitor that exists
in the upper layers of the metal stack. The MiM capacitor has been positioned above
other devices to reduce the overall area of the circuit. The bias circuit is arranged in
close proximity to minimize parasitic and process variation effects.

Figure 4.3: Basic Two Stage Operational Amplifier Layout (82µm x 88µm)

4.4

Current Mirror Operational Amplifier Layout

The layout for the current mirror operational amplifier is shown in Figure 4.4. Both
the differential input stage transistors and differential output stage transistors are arranged in a matched common-centroid configuration to minimize the effects of threshold voltage variations. As done with the BTS operational amplifier, the bias circuit
is positioned near the current mirror to reduce undesirable parasitic effects.
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Figure 4.4: Current Mirror Operational Amplifier Layout (160µm x 129µm)

4.5

Bandgap Voltage Reference Layout

The bandgap voltage reference incorporates matched transistors and resistors in the
two branches that establish the low temperature coefficient current. For the mirror
transistors and resistors, common-centroid layout is used.
To encourage uniformity of current density in the pnp transistors, they are also
arranged in a symmetrical manner. The pnp transistors are arranged with the single
transistor in the higher current density branch surrounded by the eight transistors of
the lower current density branch.
The BTS operational amplifier layout is positioned appropriately to minimize
offset between the current branches and the resistors are arranged to minimize connection parasitic effects. The layout of the bandgap voltage reference is shown in
Figure 4.5.
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Figure 4.5: Bandgap Voltage Reference Layout (232µm x 132µm)

4.6

Adjustable Current Mirror Layouts

The adjustable current mirrors are arranged in a compact manner to reduce PVT
variation effects. Due to the adjustable nature of the mirrors, symmetrical layout
techniques are not necessary, and therefore not implemented. The adjustment range
accommodates potential mismatch of device threshold voltages. Figure 4.6 and Figure 4.7 show the layouts for the adjustable current mirrors for n-type and p-type bias
generation, respectively.

4.7

Complete Adjustable Bias Generation Layout

The complete bias generation layout is shown in Figure 4.8. It includes four copies
of the n-type adjustable current mirrors for generating VBN , Vf b , VBN C , and Vref . It
also includes one p-type adjustable current mirror for generating VBP .
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Figure 4.6: Adjustable Mirror for N-Type Bias Generation Layout (189µm x 71µm)

Figure 4.7: Adjustable Mirror for P-Type Bias Generation Layout (70µm x 85µm)
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Each mirror feeds a corresponding set of triode connected transistors to generate
the appropriate bias voltage. The Vref buffer BTS operational amplifier layout is positioned near the corresponding adjustable mirror, triode transistor combination. The
bias voltage capacitors are implemented as MiM capacitors and are positioned above
the circuits to reduce area. The bandgap voltage reference and current mirror gate
voltage generation circuits are also integrated within the layout. Higher level metal
is used to provide robust power distribution to all sub-circuits, with an arrangement
that provides a nominal capacitance to aid in power supply noise rejection.

Figure 4.8: Complete Adjustable Bias Generation Layout (677µm x 389µm)

4.8

Adjustable Feedback Capacitor Layout

The adjustable capacitor layout is shown in Figure 4.9. The devices are arranged to
minimize interconnection congestion and parasitic resistance, with the digital input
interface along one side of the layout.
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The adjustable feedback capacitors are implemented as MiM capacitors. In this
case the MiM capacitors are not positioned above lower level devices. This negates
the potential area reduction benefit of using MiM capacitors, but is done to eliminate
potential unwanted signal coupling for the CSA devices.

Figure 4.9: Adjustable Feedback Capacitor Layout (57µm x 120µm)

4.9

Complete Analog Section Layout

The analog section layout, shown in Figure 4.10, contains all of the AFE circuits and
the ADC circuits. The ADC circuits are arranged so that the digital sections are near
the perimeter of the analog section to provide isolation between fast digital signals
and sensitive analog circuits.
The power distribution method of the bias circuit is expanded to the entire analog section, with higher level metals providing strong power distribution with some
inherent decoupling capability.
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The adjustable feedback capacitor is positioned in between the two CSA layouts
to provide a close connection to either CSA, depending on the mode selected.
The CSA input and output signals are routed with wide metal paths and redundant connections to minimize series resistance and reduce parasitic effects.

CsI(Na)

Cfb

LaBr3 (Ce)

Acquisition Circuits

Adj. Bias Gen.

Figure 4.10: Complete Analog Section Layout (1410µm x 866µm)

4.9.1

Level Shifter Layout

Due to the digital section operating on a lower supply voltage than the analog supply
voltage, level shifters are needed to translate the interconnections between the analog
and digital sections. Figure 4.11 shows an array of level shifters that are used along
the edge of the analog section where MCU signals are connected.
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Figure 4.11: Level Shifter Array Layout

4.9.2

Shielded Clock Signals

There are high speed ADC clock signals that must be routed through the analog
section and have the potential to inject significant noise. In addition to spacing
considerations, the negative effects of these signals were minimized by implementing
a Faraday cage layout. The clock paths are bounded by metal on the adjacent layers
that are stitched together using vias along the entire path, as shown in Figure 4.12.

Figure 4.12: Shielded Clock Path Layout
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4.10

Complete Chip Layout

The analog section, including the AFE and ADC, is integrated with the MCU to
create a single-chip radioactive spectroscopy solution. Isolation between the analog
and digital sections is accomplished using multiple levels of guard rings and a moat
of undoped silicon surrounding the analog section.
A pad ring is implemented to provide package connection points for all signals that
need to interface with external circuit components. The analog pads are implemented
with ESD protection and positioned close to the corresponding analog circuits to
reduce parasitic effects. Ultimately, bonding wires are bonded to the pad ring pads
to connect to the pins of a QFN-44 package that can be installed on a printed circuit
board. The physical layout for the complete chip is shown in Figure 4.13.
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Analog Section

Microcontroller

Figure 4.13: Complete Chip Layout (2.5mm x 2.5mm)
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Chapter 5
Testing and Results
The fabricated chip was tested using a using a test bench circuit board that facilitates
the connection of a PMT output and the observation of the CSA output. It also
exercises the on-chip ADC and MCU to sample pulses and compile a histogram of
event energies.
The test bench generates the power supplies needed for the system ASIC, provides
a programming interface for the MCU, provides connections for the CSA input and
outputs, and contains a QFN-44 ZIF socket for installing the system ASIC under test.
The test bench is designed to connect to the standard GPIO header of a Raspberry Pi
single board computer for power and communication interfaces. Detailed explanation
of the test bench implementation and usage is provided in Appendix B.
The performance of the AFE is determined by observing the output pulse characteristics and the spectroscopy detection resolution. By comparing the actual results
with the expected results, verification of the design objectives is achieved. Both the
slow and fast operating modes are verified by using CsI(Na) and LaBr3 (Ce) scintillator PMTs, respectively.
To perform the testing, the selected chip is calibrated to account for PVT varia-
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tions. The calibration consists of adjusting the CSA biases to get the CSA operating
in conditions similar to simulations. These conditions are verified by observing the
bias voltages, via a test port, and verifying the characteristics of the CSA output
pulse, via a buffer amplifier, for known input energy events. The interface used for
adjusting the biases and the settings used for each test are detailed in Appendix A.
Test samples of known isotopes are used to induce gamma ray events that produce
a corresponding energy spectrum that can be used to verify the AFE functionality.
The known isotopes used are Cs-137, Co-60, and Ba-133 with characteristic spectra,
using a LaBr3 (Ce) detector, shown in Figure 5.1 [21], Figure 5.2 [22], and Figure 5.3
[22], respectively.

Figure 5.1: Cs-137 Characteristic Spectrum, LaBr3 (Ce) Detector [21]
The PMT is excited with a voltage of 500 V that corresponds to a PMT gain of
250 to match the project specifications. This results in pulse characteristics for which
the CSAs are designed.
The spectrum of energies is generated based on the sampled pulse amplitudes.
Each sample is used to build up a histogram of detection event energies. After many
samples have occurred, a characteristic energy spectrum is formed from the histogram.
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Figure 5.2: Co-60 Characteristic Spectrum, LaBr3 (Ce) Detector [22]

Figure 5.3: Ba-133 Characteristic Spectrum, LaBr3 (Ce) Detector [22]
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The gain of the CSA is adjusted to operate within a range that corresponds to
the isotope of interest. This is done by changing the value of the feedback capacitor,
which changes the magnitude of the output voltage pulse. To achieve clear delineation
of lower energy peaks, the detection range is adjusted accordingly.
The detection resolution of the gamma-ray spectrum for each detector type is
determined using the 662 keV peak with a test isotope of Cs-137. This is the generally accepted method for determining detection resolution and allows for consistent
comparison of results. A third party software package, PeakEasy, is utilized to determine the spectrum energy peak characteristics from the histogram. The program
performs a first-order fit based on the predominant histogram peaks and determines
the resolution.
Additionally, the temperature dependence of the bandgap reference is determined
by logging the voltage level via a test port pin while sweeping the temperature.

5.1

CsI(Na) Test Results

The slow CSA is tested using a CsI(Na) scintillator detector to verify the performance
specifications. The previously mentioned test isotopes are used to obtain the CSA
output pulse characteristics, detection resolution, isotope identification, and response
linearity of the slow CSA.
Due to limitations of the on-chip ADC circuits, the low end of the energy spectrum
is somewhat corrupted. Charge leakage into the input of the ADC circuit pulls some
charge from the feedback capacitor prior to the peak being sampled. This causes the
low energy pulses to be depleted and not be easily distinguished from the noise floor.
Additionally, noise induced by the PMT voltage source and kickback from the
ADC circuits cause injected charge that is equivalent to small gamma-ray events.
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These effects can often be seen on the low-end of the energy spectrum as a peak that
looks similar to the x-ray peak. It is likely that the peak in the x-ray location is a
combination of low-energy gamma-ray events and artificially induced events.

5.1.1

CsI(Na) Output Pulse

The output of the CsI(Na) CSA is shown with a Cs-137 test isotope in Figure 5.4. This
oscilloscope capture shows that the amplitude of the pulse matches the expectation
of 440mV for the 662 keV energy level, where 2 V corresponds to 3 MeV. The shape
of the pulse verifies the characteristic rise and decay times that are expected for the
slow CSA output.

5.1.2

CsI(Na) Detection Resolution

Using a test isotope of Cs-137 with the CsI(Na) scintillator detector, a spectroscopy
detection resolution of 7.59% was achieved. This is comparable to the typical resolution range for CsI(Na) scintillators and is in-line with other testing done with this
particular detector. This result indicates that the slow mode of the AFE is performing
as expected with low electronic noise.

5.1.3

CsI(Na) Isotope Identification

Histograms were captured while different test isotopes were introduced to evaluate the
ability of the CsI(Na) detector to identify the isotopes’ characteristic energy spectra.

5.1.3.1

Cs-137 Isotope

The gamma-ray energy spectrum using a CsI(Na) scintillator detector with a Cs-137
test isotope is shown in Figure 5.5. The characteristic primary peak, Compton edge,
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Figure 5.4: CsI(Na) CSA Output, Cs-137 662 keV Event
and back-scatter peak are clearly present in the spectrum. As described, the x-ray
peak is poorly defined due to artificial events. The AFE settings used for this test
are shown in A.1, with a feedback capacitance of 1.375 pF and an integration time of
145 µs.
5.1.3.2

Cs-137 & Ba-133 Isotopes

The gamma-ray energy spectrum for the CsI(Na) scinitilator detector with Cs-137 and
Ba-133 test isotopes is shown in Figure 5.6. The typical spectroscopy resolution for
the CsI(Na) scintillator makes it difficult to delineate peaks of similar energy levels.
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Figure 5.5: CsI(Na) Energy Spectrum, Cs-137 Isotope

This is evident in the spectrum of Ba-133, which has several peaks between 276 keV
and 384 keV. With the CsI(Na) scintillator, these peaks merge and are difficult to
discern from one another. The strongest peak at 356 keV is the only peak that can be
clearly identified. The low energy peak at 81 keV is merged with lower energy events
of gamma ray and artificial origin. The AFE settings used for this test are shown in
A.2, with a feedback capacitance of 1.5 pF and an integration time of 145 µs.
5.1.3.3

Cs-137 & Co-60 Isotope

Using Cs-137 and Co-60 test isotopes with the CsI(Na) scintillator detector, the
resulting gamma-ray energy spectrum is shown in Figure 5.7. This shows the energy
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Figure 5.6: CsI(Na) Energy Spectrum, Ba-133 & Cs-137 Isotopes
peaks occurring at the expected locations, which indicates linear energy response.
The AFE settings used for this test are shown in A.3, with a feedback capacitance of
2.75 pF and an integration time of 145 µs.

5.1.4

CsI(Na) Energy Linearity

Using third-party software to determine the peak locations, the energy linearity of
the spectroscopy system is determined. Table 5.1 shows the measured peak locations
versus the expected locations for the Cs-137 and Co-60 isotopes. The measured peak
locations indicate that the energy response is largely linear for the slow CSA mode.
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Table 5.1: CsI(Na) Energy Peaks for Cs-137 & Co-60
Isotope

Expected Peak

Cs-137
Co-60
Co-60

662 keV
1173 keV
1332 keV

Measured Peak
661 keV
1174 keV
1332 keV

1,600
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5.2

LaBr3(Ce) Test Results

The same methodology used for CsI(Na) was used to verify the performance of the
fast CSA using a LaBr3 (Ce) scintillator detector. The deficiencies at the low end of
the spectrum, due to circuits outside the AFE, are once again present and make it
difficult to distinguish low-energy gamma-ray events from artificial events.

5.2.1

LaBr3 (Ce) Output Pulse

The output of the fast CSA is shown in Figure 5.8 with a Cs-137 test isotope while
using the LaBr3 (Ce) detector. This output pulse shows the amplitude is the expected
440 mV for the 662 keV gamma-ray event. The output pulse duration of 40 µs for
LaBr3 (Ce) is shorter than the CsI(Na) output pulse duration of 2.5 ms due to the
faster pulse characteristics of the LaBr3 (Ce) scintillator.

5.2.2

LaBr3 (Ce) Detection Resolution

To determine the detection resolution, a test isotope of Cs-137 was used with a
LaBr3 (Ce) scintillator detector. With the LaBr3 (Ce) detector, a detection resolution
of 3.01% was achieved. This is better than the expected typical resolution and firmly
in the range that is typically observed with LaBr3 (Ce) detectors. The specific detector
that was used has not been tested using other methods, so the intrinsic resolution
is not independently determined. Achieving a resolution near 3% indicates that the
fast mode of the AFE is operating with low electronic noise, as expected.
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Figure 5.8: LaBr3 (Ce) CSA Output, Cs-137 662 keV Event

5.2.3

LaBr3 (Ce) Isotope Identification

To evaluate the isotope identification performance of the LaBr3 (Ce) detector, histograms were captured while the test isotopes were introduced. These histograms
were compared to the expected energy spectra for each isotope.

5.2.3.1

Cs-137 Isotope

Figure 5.9 shows the gamma-ray energy spectrum using a LaBr3 (Ce) scintillator detector with a Cs-137 test isotope. The characteristic shape of the spectrum matches
the expectations, with a narrow peak at 662 keV resulting from the better resolution
of the LaBr3 (Ce) scintillator. While the low-end of the spectrum appears as expected,
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it is likely a combination of real and artificial events. The AFE settings used for this
test are shown in A.4, with a feedback capacitance of 1.5 pF and an integration time
of 2.9 µs.
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Figure 5.9: LaBr3 (Ce) Energy Spectrum, Cs-137 Isotope

5.2.3.2

Ba-133 Isotope

The superior resolution of the LaBr3 (Ce) scintillator allows clear identification of the
closely spaced energy peaks of the Ba-133 isotope. Figure 5.10 shows that each of the
peaks between 276 keV and 384 keV are present at the expected locations. The lower
energy peak at 81 keV can also be seen with the characteristic escape peak present
slightly below 81 keV. It is even possible to discern the relatively weak energy peak
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at 53 keV. The lowest energy peak is, once again, likely a combination of x-ray and
artificially induced events. The AFE settings used for this test are shown in A.5, with
a feedback capacitance of 837.5 fF and an integration time of 2.9 µs.
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Figure 5.10: LaBr3 (Ce) Energy Spectrum, Ba-133 Isotope

5.2.3.3

Cs-137 & Ba-133 Isotopes

A combination of Cs-137 and Ba-133 test isotopes were used with the LaBr3 (Ce)
scintillator detector. The resulting gamma-ray energy spectrum, shown in Figure 5.11,
demonstrates a clear identification of the the energy peaks of each isotope. With the
wider detection range, resulting from lower CSA gain, the 81 keV peak is still clearly
visible, but the lower energy characteristics are not distinguishable. With the lower
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CSA gain, the lower energy pulses are depleted by charge leakage and overwhelmed
by artificial events. The AFE settings used for this test are shown in A.6, with a
feedback capacitance of 1.5 pF and an integration time of 2.9 µs.
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Figure 5.11: LaBr3 (Ce) Energy Spectrum, Ba-133 & Cs-137 Isotopes

5.2.3.4

Cs-137 & Co-60 Isotope

The gamma-ray energy spectrum, shown in Figure 5.12, was generated by using Cs137 and Co-60 test isotopes with the LaBr3 (Ce) scintillator detector. The spectrum
shows the expected isotope energy peaks at the correct locations. A peak at 1460 keV
is also present, which is the result of K-40 environmental background radiation combined with the intrinsic activity of LaBr3 (Ce). This peak is distinguishable with the
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LaBr3 (Ce) detector due to the better detection resolution and added events from the
intrinsic activity. Once again the low-end of the spectrum is questionable due to
artificial events. With the lower gain used for higher energy detection, the low energy
portion of the spectrum is lost. The AFE settings used for this test are shown in A.7,
with a feedback capacitance of 2.875 pF and an integration time of 2.9 µs.
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Figure 5.12: LaBr3 (Ce) Energy Spectrum, Cs-137 & Co-60 Isotopes

5.2.4

LaBr3 (Ce) Energy Linearity

The energy linearity of the gamma-ray spectrum was determined by using the Cs-137
and Co-60 peak locations, as determined by third-party software. Table 5.2 contains
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the expected versus measured energy peak locations for the test isotopes. These
results show that the fast CSA has a largely linear energy response.
Table 5.2: LaBr3 (Ce) Energy Peaks for Cs-137 & Co-60

5.3

Isotope

Expected Peak

Cs-137
Co-60
Co-60

662 keV
1173 keV
1332 keV

Measured Peak
661 keV
1174 keV
1334 keV

Bandgap Voltage Reference Test Results

The bandgap voltage reference was tested by logging the voltage level while subjecting
the integrated circuit to a sweep of temperatures. The bandgap voltage is connected
to a package pin through an on-chip buffer amplifier to allow monitoring of the voltage.
A programmable temperature chamber was used while a thermocouple was used to
verify the temperature of the integrated circuit during the sweep.

5.3.1

Bandgap Voltage Reference Temperature Dependence

The bandgap voltage versus temperature is shown in Figure 5.13. It shows that the
voltage changes by approximately 30 mV over the temperature range of -5 °C to 65 °C.
This is a larger change than what is expected from simulation. The discrepancy is
likely due to the temperature drift of the buffer amplifier that is used to connect the
bandgap voltage to the package pin. Even with the larger than expected temperature
dependence, the result indicates a good temperature coefficient of the bandgap voltage
reference.
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Figure 5.13: Bandgap Reference Voltage Vs. Temperature, -5 °C to 65 °C Sweep

5.4

AFE Power and Noise

The power consumed by the AFE was determined by measuring the current sourced
by the external 2.5 V analog voltage supply. With only the necessary AFE circuits
enabled, the power measurement for the slow and fast operating modes are recorded in
Table 5.3. These values are nominally higher than the simulation results. This small
increase in power is likely due to power consumed by the chip pad ring and leakage
currents within the analog circuits outside of the AFE that also use the analog supply
voltage.
Measuring the integrated noise is not trivial due to the dynamic nature of the pulse
characteristics depending on uncertainties throughout the signal generation path.
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Table 5.3: AFE Power Consumption
Slow Mode Power Consumption 1.57 mW
Fast Mode Power Consumption 1.92 mW
The noise is implicitly determined based on the achieved detection resolution. This
is an imperfect determination due to variance in intrinsic resolution of scintillators.
Nevertheless, an application based evaluation can be performed to establish whether
or not the noise is below an acceptable limit.
The measured resolution, typical intrinsic resolution, and expected detection resolution for each detector is shown in Table 5.4. The results indicate that the AFE
is operating with a good signal to noise ratio for both the slow and fast operating
modes.
Table 5.4: Typical Intrinsic, Expected, and Measured Detector Resolutions
Scintillator

Typical Intrinsic

Expected

Measured

CsI(Na)
LaBr3 (Ce)

7.2%
2.9%

7.272%
3.045%

7.59%
3.01%

The slightly worse than calculated resolution of 7.272% for the CsI(Na) detector
can be explained due to the observed variance in intrinsic resolutions between detectors of the same crystal type. The measured resolution for the CsI(Na) scintillator
detector is near the resolutions that have been obtained for this particular scintillator
while using higher power signal processing and higher PMT gain configurations. This
allows a qualitative conclusion that the AFE is operating with low noise when the
slow mode is selected.
The measured resolution for the LaBr3 (Ce) scintillator detector is slightly better
than the expected resolution when accounting for noise. As determined previously,
a 5% electronic noise level would increase the 2.9% intrinsic resolution to 3.045%
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measured resolution. The particular LaBr3 (Ce) scintillator that was used is recently
obtained and has not been tested by any other system or PMT gain configurations.
An assumption can be made that the intrinsic resolution is better than 2.9%, which
accounts for the better than expected result. Even with that assumption, achieving a
measured resolution very near 3% provides an implicit confirmation of the AFE noise
performance when configured in the fast mode.
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Chapter 6
Future Work and Conclusion
6.1
6.1.1

Future Work
Improved Low Energy Detection

Future work is needed to improve the detection of low energy events. These improvements will likely be focused on optimizing the coupling between the CSA output and
the ADC input to minimize signal charge loss. Potential techniques for sampling
the CSA output need to be investigated to facilitate reliable detection of low energy
gamma-ray events.

6.1.2

Additional Detector Compatibility

Additional detector types could be integrated into the system by multiplexing additional charge sensitive amplifiers that are optimized accordingly. Compatibility with
additional scintillation based PMT detectors can be implemented using the same
topology used for CsI(Na) and LaBr3 (Ce), with adjustments made to match the corresponding charge pulse characteristics.
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6.1.3

Simultaneous Multiple Detector Operation

The current design topology allows for a single detector to be connected at a time.
The duplication of the AFE, ADC, and MCU within a single chip would allow compact implementation of a system with the capability to be connected to two detectors
simultaneously. This would be a straightforward approach to achieve that functionality, but would also double system power consumption and silicon area required.
There is potential that the ADC and MCU could be implemented in a manner that
they switch between sampling the CSA outputs when events occur on the respective
detectors. The sampled event energies would be stored as separate histograms that
provide redundancy in the event that a detector fails. The additional processing
requirements and the additional active CSA will increase system power consumption,
but with a smaller proportional increase compared to duplication of all circuits.

6.1.4

Further Power Optimization

The power optimization of the folded cascode charge sensitive amplifiers is diminished
due to the relatively high power consumption of the AFE circuits needed to generate
the bias supplies. With the CsI(Na) CSA consuming 2.06 µW and the LaBr3 (Ce)
CSA consuming 429 µW, the additional power greater than 1 mW from the bias
circuits is overwhelming. Bias generating topologies that operate with lower power
usage should be investigated for implementation to reduce the impact on AFE power
consumption.
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6.2

Conclusion

The preceding chapters have described the development of a single-chip radioactive
spectroscopy solution that is optimized to operate with low power consumption and
low noise contribution. Background information was provided on radioactive spectroscopy, potential applications, detector properties, and system expectations. The
design of a low-noise, low-power, dual-detector analog front end was detailed that is
optimized to amplify a charge pulse from either a CsI(Na) or a LaBr3 (Ce) scintillation
detector. The physical implementation of the analog front end was described with
silicon layouts presented for circuit sections within the AFE. The integration of the
circuit sections for the complete AFE was then presented along with the complete chip
layout. The fabricated chip was tested with the results compared to expectations.
The results of testing showed that the fabricated chip had performance consistent
with the calculations and simulations. This single-chip solution provides radioactive
spectroscopy detection resolution near the intrinsic resolution of the defined detectors.
This performance is accomplished while consuming a small amount of power, which
allows long-term operation on battery power. The successful achievement of these
primary requirements satisfy the defined objectives of the presented analog front end
design.
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Appendix A
AFE Configuration
To gather the test data presented in this thesis, one of the fabricated chips, serial
number 3, was calibrated and configured for use with the CsI(Na) and LaBr3 (Ce)
detectors. This was done using a graphical user interface (GUI) to implement the
settings for each use case of the AFE.

A.1

Graphical User Interface

Figure A.1 shows the GUI used to configure the AFE, which is developed and hosted
on a Raspberry Pi single board computer. An Apache web server is implemented
on the Raspberry Pi to allow the GUI to be interacted with using a web browser.
The GUI is adapted from a version previously developed by the research group with
modifications to allow control of the chip presented in this thesis. The register value
entries and controls on the GUI determine the values of the MCU registers that
are connected to the AFE and ADC control signals. The histogram is presented on
the GUI using AFE pulse sample data compiled within the MCU memory, with the
current counts per second displayed.

Figure A.1: Analog Front End Configuration Graphical User Interface
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A.2

AFE Settings for CsI(Na) Detector

The settings shown in Tables A.1-A.3 were used to gather the presented data for the
slow mode of the AFE using a CsI(Na) detector.
Table A.1: AFE Register Settings, CsI(Na) Detector, Cs-137 Isotope, Chip #3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
208
279
272
82
16
110
127
1
0
0
15
30
25
1
127
0
1
0
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
500
2000
1
1500
2450
290
40
1100
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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Table A.2: AFE Register Settings, CsI(Na) Detector, Cs-137 & Ba-133 Isotope, Chip
#3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
225
279
272
82
16
120
127
1
0
0
15
30
25
1
127
0
1
0
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
500
2000
1
1500
2450
290
40
1100
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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Table A.3: AFE Register Settings, CsI(Na) Detector, Cs-137 & Co-60 Isotope, Chip
#3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
350
279
272
82
16
220
127
1
0
0
15
30
25
1
127
0
1
0
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
500
2000
1
1500
2450
290
40
1100
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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A.3

AFE Settings for LaBr3(Ce) Detector

The settings shown in Tables A.4-A.7 were used to gather the presented data for the
fast mode of the AFE using a LaBr3 (Ce) detector.
Table A.4: AFE Register Settings, LaBr3 (Ce) Detector, Cs-137 Isotope, Chip #3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
350
214
441
124
350
120
127
0
1
0
15
30
25
1
127
1
0
1
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
10
2000
1
1500
1900
290
40
600
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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Table A.5: AFE Register Settings, LaBr3 (Ce) Detector, Ba-133 Isotope, Chip #3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
250
214
441
124
350
67
127
0
1
0
15
30
25
1
127
1
0
1
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
10
2000
1
1500
1900
290
40
600
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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Table A.6: AFE Register Settings, LaBr3 (Ce) Detector, Cs-137 & Ba-133 Isotopes,
Chip #3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
300
214
441
124
350
120
127
0
1
0
15
30
25
1
127
1
0
1
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
10
2000
1
1500
1900
290
40
600
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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Table A.7: AFE Register Settings, LaBr3 (Ce) Detector, Cs-137 & Co-60 Isotopes,
Chip #3
Register Name
VFB ADJUST
BIASN ADJUST
BIASNCASC ADJUST
BIASP ADJUST
VREF ADJUST
CFB ADJUST
VREF OPAMP RADJ
SELECT CSI BIASES
SELECT LABR BIASES
SELECT ESKIN BIASES
BANDGAP RADJ
BANDGAP OPAMP RADJ
IREF RADADJ
VREF ENABLE
OUT OPAMP RADJ
CSA SELECT
CSI BIAS ENABLE
LABR BIAS ENABLE
CSA BUFFER ENABLE
OUTPUT ENABLE
INPUT ENABLE
OPAMP ENABLE
PEAK SH REF BUS
PEAK SH REF ENABLE
DMA FSM CLOCK FREQ.
NS430 CLOCK FREQ.
VCO CLOCK ENABLE
AFE ENABLE
CURRENT MIRROR ENABLE
CURRENT MIRROR OUT EN
ADC REF BUFF ENABLE
ADC VCM GEN ENABLE
ENABLE BUFFER
ENABLE BIAS GENERATOR
DAC POWER SUPPLY ENABLE

Bit Length
9
9
9
9
9
8
7
1
1
1
5
7
5
1
7
1
1
1
1
1
1
1
14
1
12
12
1
1
1
1
1
1
1
1
1

Register Value
400
214
441
124
350
230
127
0
1
0
15
30
25
1
127
1
0
1
0
0
0
1
8000
1
1538
1538
1
1
0
0
1
1
1
1
1

Register Name
REJECT MODE SELECT
CM SH CLK DIVIDE SELECT
BYPASS CMCC
CSA RESET CMCC
ENABLE CSA DIP
CSA FORCE UN-RESET
CSA FORCE RESET
CSA RESET MODE
FORCE PHA TRACK
SH POWER EVENT
FORCE TRIGGER
ADC CLOCK DIVIDE
PHA INT TIME
REJECT TIME
CSA RESET TIME
AFE FSM CLK DAC
THRESHOLD ADJUST
LEAK CS ADJUST
DAC CAP ADJUST
ADC REF ADJUST
BIAS GENERATOR ADJUST
CMCCX ENABLE
CM ENABLE LABR
CM OUT ENABLE LABR
CM ENABLE
LEAK CS ENABLE
THRESH COMP ENABLE
THRESHOLD SELECT LABR
THRESHOLD SELECT
ADC INPUT SELECT
ADC REF ENABLE
USE DAC
USE EXTERNAL DAC
THRESHOLD DAC ENABLE

Bit Length
1
1
1
1
1
1
1
1
1
1
1
3
16
16
8
12
16
9
7
16
6
1
1
1
1
1
1
1
1
1
1
1
1
1

Register Value
0
0
1
0
0
0
0
0
1
0
0
5
10
2000
1
1500
1900
290
40
600
31
0
0
0
0
1
1
0
0
0
1
0
0
1
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Appendix B
Test Bench Implementation
The test bench used to verify operation of the system ASIC design is implemented as
a custom printed circuit board. This printed circuit board provides all the necessary
hardware for powering and operating the system ASIC design in conjunction with a
Raspberry Pi single board computer.

B.1

Test Bench Design

The test bench is designed to interface to the GPIO header of a Raspberry Pi to
provide power and communication connections. A QFN-44 ZIF socket is used to
hold the system ASIC that is under test. The power supplies for the system ASIC
are generated by low-dropout (LDO) regulators on the test bench that are sourced
from the 5V supply on the Raspberry Pi GPIO header. The test bench includes a
capacitively coupled CSA signal input coaxial connector, CSA signal output coaxial
connectors, test loops for measuring biases, and test loops for calibrating the ADC.
There is a reset button for the on-chip MCU and a switch to select the programming
mode of the MCU to be either SPI or UART forth mode. A flash memory part
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stores the MCU program to be loaded into the MCU upon system power up. An SPI
interface is used to transfer data to and from the Raspberry Pi, via the GPIO header,
for use in the GUI described in Appendix A.
The components of the test bench are identified in Figure B.1 and the test bench
mated to a Raspberry Pi is shown in Figure B.2. The circuit board with purple
soldermask is the test bench that is positioned above the Raspberry Pi circuit board
with green soldermask. The schematic for the test bench is shown in Figure B.3.

Figure B.1: System ASIC Test Bench
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Figure B.2: System ASIC Test Bench Mated to Raspberry Pi

Figure B.3: System ASIC Test Bench Schematic
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B.2

Test Bench Usage

To verify operation of the system ASIC using the test bench, the generalized process
is as follows.
• A PMT is connected to the CSA signal input coaxial connector on the test
bench.
• The high voltage supply, previously developed within the research group, is
mounted along one side of the PMT.
• The PMT with the high voltage supply is installed in a shielded enclosure to
reduce electromagnetic interference coupling to the high voltage power supply
and PMT signal extraction point.
• The PMT is energized by the high voltage supply that is programmed to the
desired voltage via the Raspberry Pi GPIO.
• A test isotope is placed near the scintillator crystal of the PMT to induce known
energy events.
• The buffered CSA signal output coaxial connector is connected to an oscilloscope to monitor the output pulse characteristics.
• The GUI generated by the Raspberry Pi is displayed in a web browser on a PC
that is on the same network.
The test setup with an energized PMT, a test isotope, an oscilloscope, and the
GUI is shown in Figure B.4. In this picture, the lid of the shielded enclosure is
removed to show the PMT, high voltage supply, and signal extraction.
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Figure B.4: System ASIC Test Setup
The histogram of event energies is saved by pressing the ”Save Histogram” button
in the GUI. The saved histogram data is stored on the Raspberry Pi in a comma
separated values format that can be imported into PeakEasy to examine the spectrum
characteristics.
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